

III

Sample-Hold Modules

Chapter 4

A Sample-Hold module is a device having a signal input, an output, and a control input. It has two steady-state operating modes: *Sample*, (or “Track”) in which it acquires the input signal as rapidly as possible and tracks it faithfully until commanded to *Hold*, at which time it retains the last value of input signal that it had at the time the control signal called for a mode change. Sample-Holds are often more-appropriately known as “Track-Holds” if they spend the major portion of the time in *sample*, tracking the input.

Sample-Holds usually have unity gain and are non-inverting. The control inputs are operated by “standard” logic levels, and are usually TTL-compatible. Logic “1” is usually the *Sample* command and logic “0” the *Hold* command.




Figure 1. Typical Sample-Hold Waveforms

USES OF SAMPLE-HOLDS

In data-acquisition systems, Sample-Holds are used either to “freeze” fast-moving signals during conversion or to store multiplexer outputs while the signal is being converted and the multiplexer is seeking the next signal to be converted. In analog data-reduction, they may be used to determine peaks or valleys, establish amplitudes in resolver-to-digital conversion, and facilitate analog computations involving signals obtained at different instants of time. In data-distribution systems, Sample-holds are used for holding converted data between updates. Fast Sample-Holds may be used to acquire and measure fast pulses of arbitrary timing and width.

CHARACTERISTICS OF REAL SAMPLE-HOLDS

In the ideal Sample-Hold of Figure 1, tracking is error-free, acquisition and release occur instantaneously, settling times are zero, and hold is infinite. Commercially-available units are specified in terms of the extent to which they depart from the ideal. Here are some of the commonly-occurring deviations (See also Figures 2, 3, 4, 5) during the four states: *Sample*, transition from *sample-to-hold*, *hold*, and *hold-to-sample*.

During SAMPLE (Figure 2):

OFFSET: For zero input, the extent to which the output deviates from zero, a function of time and temperature.

NONLINEARITY: The amount by which the plot of output vs input deviates from a “best straight line.”

SCALE FACTOR ERROR: The amount by which the output deviates from specified gain (usually unity).

SETTLING TIME: The time required for the output to attain its final value within a specified fraction of full scale when a full-scale input step is applied (0 to \pm FS or $-$ FS to $+$ FS). See also *Acquisition time* (discussion of Fig. 5).

In this state, the unit behaves as a slow unity-gain follower. Thus one might expect to encounter other specifications typical of such devices, such as phase shift, slew rate, full-power bandwidth, small-signal bandwidth, etc.




Figure 2. Tracking Errors During Sample. Magnitude Scale Here and in Figs. 3, 4, & 5 is Greatly Exaggerated.

SAMPLE to HOLD (Figure 3):

APERTURE TIME: The time elapsing between the command to *Hold* and the actual opening of the *Hold* switch. It has two components: a nominal time delay, and an uncertainty caused by jitter or variation from time-to-time or unit-to-unit. If a signal changing at a rate of $1\text{V}/\mu\text{s}$ must be resolved to within 0.1% of 10V (FS), the aperture *uncertainty* must be less than 10ns, provided that it is possible to anticipate the nominal delay and advance the command by an appropriate interval. In some sampled-date system applications, such as spectrum analyzers, auto- and cross-correlation function generators, the delay is unimportant, but the uncertainty directly affects uniformity of the sampling rate. Manufacturers — to date — have not displayed consistency in their usage of *aperture time*; hence it is a good idea to find out exactly what the specification means for a unit you may be considering.¹

SAMPLE-TO-HOLD OFFSET: A step error occurring at the initiation of the *Hold* mode caused by “dumping” of charge into the storage capacitor via the capacitance between the control circuit and the capacitor side of the switch (e.g., the gate-to-drain capacitance of a field-effect transistor). It can be partially compensated by coupling an out-of-phase signal through a compensating capacitor, but usually only under a given set of tightly-controlled and highly-“tweaked” conditions. This offset does not occur in units having digital *Hold*.

¹The inconsistency in the industry extends even to the spelling. However, there seems little question that *aperture*, which is derived from the Latin *apertura* (from *apertus*, open) is the correct spelling, preferable to *aperature*, which cannot be found in most dictionaries.

SWITCHING TRANSIENTS: Residual transients coupled from the switching gate that cannot be compensated; they remain after compensation of the *sample-to-hold offset*.

SETTLING TIME: The interval required for the output to attain its final value within a specified fraction of full scale, following the opening of the switch.




Figure 3. Sample-to-Hold Errors

During HOLD (Figure 4):

“DROOP:” A drift of the output at an approximately constant rate caused by the flow of current through the storage capacitor. ($dV/dt = I/C$). The current is the sum of the leakage across the switch, the amplifier’s bias current, and leakage to the power supplies and to ground. In a well-designed unit, only the first is of any consequence. Units having digital storage have no droop. A rough figure-of-merit for analog Sample-holds is the ratio of droop time to settling time for the same percentage (FS) error. For example, a unit having settling time of $5\mu s$ to 0.01% and droop rate of 50mV/s (0.02s to 1mV), would have a figure-of-merit of $20,000/5 = 4,000$.




Figure 4. Errors in Hold. Droop may be either Positive or Negative

FEEDTHROUGH: The fraction of input signal that appears at the output in *Hold*, caused primarily by capacitance across the switch. Usually measured by applying a full-scale sinusoidal input at a fixed frequency (e.g., 20Vp-p at 10kHz), and observing the output.

DIELECTRIC ABSORPTION: The tendency of charges within a capacitor to redistribute themselves over a period of time, resulting in "creep" to a new level when allowed to rest after large, fast changes. Less than 0.01% for good polystyrene and teflon capacitors, as large as several percent for ceramic and mylar capacitors.

Output impedance of the Sample-Hold should be low and recovery fast to minimize transients caused by dynamic loads, such as A/D converter inputs.

HOLD to SAMPLE (Figure 5):

ACQUISITION TIME: The time duration for which an input must be applied for sampling to the desired accuracy. Essentially the same as *Settling time* for feedback types, but shorter than *Settling time* for two-stage units and for open-loop follower types in which the amplifier's settling time is appreciable compared to the capacitor's charging time.

HOLD-TO-SAMPLE TRANSIENTS: Transients (e.g. spikes) occurring between the *Sample* command and final settling. Not too




Figure 5. Hold-to-Sample Errors

important for large changes, but can be crucially important in some applications if the spikes are large compared to the actual change (e.g., at constant input). Such “glitch”-like spikes may be due to limiting and other sources of dynamic disequilibria within the Sample-Hold circuit, or to capacitive feedthrough from the control signals.

TYPICAL DESIGNS

The choice of storage element divides Sample-holds into two major classes. The more conventional, popular, and the lower in cost employs a capacitor for storage (*analog* storage): several forms of this design will be discussed here. The other technique, which uses an A/D converter and a register for storage, and reads out via a D/A converter, is somewhat more complex and costly (especially where high accuracy or fast sampling are necessary), but it has the undisputed advantage of arbitrary – and essentially “infinite” – *hold* time. Some ways of instrumenting that approach are discussed later in this chapter.

Open-Loop Follower (Figures 6, 7, 8)

The most obvious circuit to come to mind is that shown in Figure 6. When the switch is closed, the capacitor charges exponentially to the input voltage, and the amplifier’s output follows the capacitor’s voltage. When the switch is opened, the charge remains on the capacitor. The capacitor’s *acquisition time* depends on the series resistance and the current available to charge its capacitance. Once charge is acquired, to the appropriate accuracy, the switch may be opened, even though the amplifier has not yet settled, without affecting the final output value or the settling




Figure 6. Simple Follower

time (assuming that the amplifier's input stage does not draw appreciable current at any time). The switch is typically a FET, and the amplifier is a FET-input type. This circuit has the disadvantage that the capacitor loads the input source, which — often enough — will either oscillate or lack sufficient current to charge the capacitor speedily. The circuit of Figure 7 includes a follower to isolate the source. The Analog Devices general-purpose SHA-1A uses this scheme. A detailed example of a Sample-Hold circuit is shown in Figure 17, at the end of this chapter, accompanied by a detailed discussion. For extremely fast charging at




Figure 7. Same as Fig. 6 but with Isolated Input

approximately a linear slew rate, a diode bridge scheme may be used, essentially as shown in Figure 8. Here, current sources are switched on to charge the capacitor. If the bridge and current sources are appropriately balanced, current flow into the capacitor will cease when the capacitor voltage is equal to the input voltage. Figure 8 is a simplified block diagram of the SHA-II, which has an acquisition time of 200ns to 0.1%, for a 10V step.




Figure 8. Switched Current Sources for Shorter Acquisition Time

Feedback Circuits (Figures 9 & 10)

The circuits of Figures 6, 7, 8 have the essential advantage of potentially fast acquisition and settling, but they are open-loop devices. If low-frequency tracking accuracy is more important than speed, the cascaded configuration of Figure 7 will be less satisfactory than a configuration which is, in effect, a single amplifier, yet provides isolation. This can be accomplished by closing the loop around a storage capacitor, and using high loop gain to enforce tracking accuracy. Figure 9 shows a configuration in which the




Figure 9. Track-Hold Employing Feedback

input follower of Figure 7 is replaced by a high-gain difference amplifier. Now, when the switch is closed, the output (which represents the charge on the capacitor) is forced to track the input, within the gain and common-mode errors and the current-driving ability of the input amplifier.

Common-mode and offset errors in the output follower are automatically compensated for by adjusting the charge on the capacitor. When the switch is opened, the output retains the final value.

In Figure 10 (a simplified schematic of the SHA-IIA, SHA-3 and SHA-4), an integrator is used, permitting the switch to operate at ground potential, simplifying leakage problems.

In the circuits of both Figure 9 and Figure 10, because the charge on the capacitor is controlled by the output, as well as the input, the *acquisition time* and the *settling time* are identical. If the circuit of Figure 9 is switched into *hold* before the output has settled at the input value, the sample may be in error. Also,




Figure 10. Feedback Track-Hold with an Integrator

because the loop is open during *hold*, it must re-acquire the input when returned to *sample*, even if the input is unchanged. As a rule, this will result in a spike, if the input amplifier has high voltage gain.

Cascaded Sample-Holds (Figure 11)

If a long period of *hold* is required, in conjunction with very fast acquisition, a fast Sample-Hold, such as SHA-II, may be cascaded with one having slower acquisition but less droop. The resulting figure-of-merit can approach the product of the two.




Figure 11. Use of Two Cascaded Sample-Holds for Fast Acquisition and Long Hold

APPLICATIONS

Sample-Holds are most-widely used in data acquisition systems, typically as shown in Figure 12. The Sample-Hold maintains the input to the A/D converter constant during the conversion interval; meanwhile, the multiplexer is seeking the next channel




Figure 12. Typical Data-Acquisition System

to be converted, either randomly or sequentially. As soon as conversion is completed, the Sample-Hold samples the newly-established input, and the cycle is repeated. This mode of operation is known as *synchronous* sampling: the Sample-Hold operates in synchronism with the other system elements. If the input signals vary at widely disparate rates, programmed random access is necessary, to ensure that the signals with the most information are sampled most often. In another mode (viz., *asynchronous*), a large number of Sample-Holds are used, to acquire and store data at rates pertinent to each individual channel. They are then either interrogated by analog multiplexers, or the signals are individually converted asynchronously, then multiplexed digitally, sometimes after preliminary digital processing.²

In data distribution, 0.01% Sample-Holds may be less costly than large numbers of D/A converters having comparable accuracy. A typical data distribution system is shown in Figure 13. A fast, accurate D/A converter updates a large number of Sample-Holds at speed and accuracy levels appropriate to the individual channels. Sample-Holds may be used to "de-glitch" D/A converters, in systems that are sensitive to spikes, by sampling their outputs after they've settled.

There are many applications in analog and hybrid computing and data-reduction. A typical example is shown in Figure 14: a peak follower, using a Sample-Hold and a comparator circuit.

² See the discussion of an adaptive low-redundancy data-acquisition system in *Analog Dialogue*, Vol. 5, No. 1: "New Approaches to Data-Acquisition System Design."




Figure 13. Data Distribution System with Analog Storage

The Sample-Hold output (or the Comparator input) is biased by a few millivolts of hysteresis to avoid ambiguity during step inputs, and minimize false triggering by noise. Here's how the circuit works: When the input is greater than the S/H output, the comparator's positive output causes the S/H to track. When the input backs away and becomes less than the S/H output, the comparator's "0" output causes the S/H to *Hold* until the input once again becomes greater than the output. To reset, the control input is arbitrarily switched into *Sample*, and the lowest level contemplated is applied at the input.




Figure 14. Peak-Follower using Sample-Hold and Comparator

The above are but a few examples of the wide applicability of these versatile modules.

SAMPLE/ARBITRARY HOLD USING A/D CONVERSION

As we have indicated earlier in this chapter, digital storage can provide the benefits of arbitrarily-long *hold* duration with no droop. Other advantages include: no sample-hold offset, no feed-through, no dielectric absorption effects, and no sample-to-hold transients or settling time, since the system is automatically in *hold* after a conversion, unless a *sample* command is applied. In addition, both analog and digital outputs are available. Disadvantages are increased cost and complexity, typically longer acquisition time, and possible need for pre-sampling, in the manner of the two-stage Sample-Hold example, Figure 15.

Figure 1 shows how this function can be achieved with a D/A Converter, an up-down counter, a comparator, a clock, and a few gates. The initial acquisition time may be quite long, since the




Figure 15. Tracking Sample-Hold Using Up-Down Counter

choice of clock period (τ_s) depends on the LSB settling time of the D/A converter, and the number of counts required depends on its resolution. For a full-scale step, acquisition time is approximately $(2^n - 1)\tau_s$. Smaller, slower changes, however, will be followed quite rapidly. The system can be converted into a *peak* follower by

disabling the *up* count. Reset, for peaks, is to negative full scale, and for valleys to positive full scale (-1 LSB). The range of input signal levels and polarity determine the choice of D/A-converter output specifications. If a BCD counter and BCD DAC are used, with a numeric display, one has an "all-time-peak"-reading DVM.

Figure 16 shows the generic approach, using an A/D converter and a D/A converter. Where averaging is desired, the A/D converter may be an integrating type. The overall acquisition time is approximately equal to the sum of the A/D converter's conversion time and the DAC's settling time. If the D/A output of a successive-approximations type is available, suitably scaled and buffered, a separate D/A converter is unnecessary, and acquisition time is equal to conversion time.




Figure 16. Sample-Hold Using A/D and D/A Converters

EXAMPLE OF SAMPLE-HOLD AMPLIFIER DESIGN




Figure 17. Sample/Hold Amplifier

The low input current and high slew rate of such FET-input op amps as the AD503J make it an excellent device for track-hold applications. The circuit of Fig. 17 will track a ± 10 V input signal at frequencies up to 4kHz. When the control input changes from *track* (+5V) to *hold* (0V), the series FET switch, Q3, opens, and

the input signal voltage is retained on capacitor C1. The output amplifier, A2, provides a high input impedance to keep C1 from discharging too rapidly.

The drift rate in *hold* is determined primarily by the “off” leakage current of Q3, which tends to be greater than that of the amplifier, A2 (25pA max, 5pA typical for AD503J). For example, at 100pA leakage current, the drift rate (for $C_1 = 0.01\mu\text{F}$) is 10mV/s, and the rate doubles for every 10°C increase of temperature. Lower drift rate and higher accuracy – at the proportional expense of slower acquisition time – can be had by increasing the value of C1. The capacitor should be a type having low dielectric absorption (typically its dielectric would be polystyrene or teflon).

The switching FET, Q3, has low pinchoff voltage, and allows the circuit to handle $\pm 10\text{V}$ signal voltages with standard $\pm 15\text{V}$ supply. In the *track* mode, with +5V applied to the control input, Q1 and Q2 are cut off, and the gate of Q3 is at the same voltage as A1's output. Thus, the FET is zero-biased for any value of input and has a resistance less than 100 Ω . Resistor R5 adds to the “on” resistance so as to better isolate the capacitive load, C1, from the input follower, A1, to prevent ringing. In the *hold* mode, both Q1 and Q2 conduct and pull the gate of Q3 toward -5V. When the gate voltage drops to about 3V below the source (about 100ns after a step change to zero control voltage), the capacitor voltage ceases to track the input. Because of capacitance from the gate to the drain of Q3, the gate swing causes the small transferred charge to produce a small step (offset in *hold*) in C1's voltage. Typically less than 10mV over the ± 10 volt input range, this step is proportional to the gate voltage swing ($15\text{V} + V_{\text{in}}$).

There are also settling transients in A1 and A2, which increase the settling time to within 1mV of final value to about 2 μs . For a 10-volt step applied during the *track* mode, the settling time to within 1mV of final value is less than 15 μs (caused by the limited charging rate of C1) and roughly proportional to C1. The dielectric absorption of C1 may account for an additional 3mV of error if the input signal is changing rapidly at the time the circuit is gated into Hold.